



jc504 U.S. PTO

02-14-00

A

Please type a plus sign (+) inside this box →

PTO/SB/05 (4/98)

Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 75622.P0015

First Inventor or Application Identifier Hein, et al.

Title Subscriber Line Interface Circuitry

Express Mail Label No. EL 349960386 US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. Specification [Total Pages 24]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. Drawing(s) (35 U.S.C. 113) [Total Sheets 6]
4. Oath or Declaration [Total Pages 2]
 - a. Newly executed (original or copy)
 - b. Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
 - i. DELETION OF INVENTOR(S)
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

***NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

5. Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. Computer Readable Copy
 - b. Paper Copy (identical to computer copy)
 - c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. Assignment Papers (cover sheet & document(s))
8. 37 C.F.R. § 3.73(b) Statement Power of
(when there is an assignee) Attorney
9. English Translation Document (if applicable)
10. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS
Statement (IDS)/PTO-1449 Citations
11. Preliminary Amendment
12. Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
 - * Small Entity Statement(s) Statement filed in prior application,
(PTO/SB/09-12) Status still proper and desired
13. Certified Copy of Priority Document(s)
(if foreign priority is claimed)
14. Other:
15. Other:

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

 Continuation Divisional Continuation-in-part (CIP)

of prior application No: 09,298,008

Prior application information: Examiner UNASSIGNED

Group / Art Unit: 2747

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS Customer Number or Bar Code Label

(Insert CUSTOMER NUMBER OR BAR CODE LABEL HERE)

or Correspondence address below

Name	William D. Davis			
	22503			
Address	PATENT TRADEMARK OFFICE Davis & Johnson, L.L.P. P.O. Box 1093, 4503 W Hwy 290			
City	Dripping Springs	State	Texas	Zip Code
Country	USA	Telephone	(916) 364-1270	Fax (916) 364-1471

Name (Print/Type)	William D. Davis	Registration No. (Attorney/Agent)	38,428
Signature			Date 02/10/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(c))--SMALL BUSINESS CONCERN**
Docket Number (Optional)
75622.P0015

Applicant, Patentee, or Identifier: Hein, et al.

Application or Patent No.: _____

Filed or Issued: _____

Title: _____ Subscriber Line Interface Circuitry

I hereby state that I am

the owner of the small business concern identified below:
 an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF SMALL BUSINESS CONCERN Silicon Laboratories, Inc.

ADDRESS OF SMALL BUSINESS CONCERN 4635 Boston Lane, Austin, Texas 78735

I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416.

I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in:

the specification filed herewith with title as listed above.
 the application identified above.
 the patent identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

Each person, concern, or organization having any rights in the invention is listed below:
 no such person, concern, or organization exists.
 each such person, concern, or organization is listed below.

Separate statements are required from each named person, concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

NAME OF PERSON SIGNING Navdeep S. Sooch

TITLE OF PERSON IF OTHER THAN OWNER President

ADDRESS OF PERSON SIGNING 4635 Boston Lane, Austin, Texas 78735

SIGNATURE Navdeep S. Sooch DATE 2/3/00

Express Mail No: EL 349960386 US

UNITED STATES PATENT APPLICATION

FOR

SUBSCRIBER LINE INTERFACE CIRCUITRY

INVENTORS:

JERRELL P. HEIN
NAVDEEP S. SOOCH

Prepared by:

DAVIS & JOHNSON, L.L.P.
P.O. Box 1093
4503 W. HWY 290
DRIPPING SPRINGS, TX 78620
(916) 364-1270

Attorney Docket No. 75622.P0015

EL 349960386 US

"Express Mail" mailing label number

February 10, 2000

Date of Deposit

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

William D. Davis

(Typed or printed name of person mailing paper or fee)

William D. Davis

(Signature of person mailing paper or fee)

SUBSCRIBER LINE INTERFACE CIRCUITRY

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of application number 09/298,008 of Hein, et al., filed April 22, 1999.

5 FIELD OF THE INVENTION

This invention relates to the field of telecommunications. In particular, this invention is drawn to subscriber line interface circuitry.

BACKGROUND OF THE INVENTION

Subscriber line interface circuits are typically found in the central office exchange of a telecommunications network. A subscriber line interface circuit (SLIC) provides a communications interface between the digital switching network of a central office and an analog subscriber line. The analog subscriber line connects to a subscriber station or telephone instrument at a location remote from the central office exchange.

10 The analog subscriber line and subscriber equipment form a subscriber loop. The interface requirements of an SLIC typically result in the need to provide relatively high voltages and currents for control signaling with respect to the subscriber equipment on the subscriber loop. Voiceband communications are typically low voltage analog signals on the subscriber loop. Thus the SLIC must detect and transform low voltage analog signals into digital data for transmitting communications received from the subscriber equipment to the digital network. For bi-directional communication, the SLIC must also transform digital data received from the digital network into low voltage analog signals for transmission on the subscriber loop to the subscriber equipment.

15

20

25

One SLIC design includes discrete passive inductive components such as transformers for handling the higher voltages and currents. Disadvantages of this design include the bulkiness, weight, and power consumption of the passive inductive components.

5 Another SLIC design incorporates multiple specialized integrated circuits to achieve a transformerless SLIC. Typically one integrated circuit is dedicated to handling the low voltage digital signaling and another integrated circuit is dedicated to handling the higher powered analog control signaling functions required for the subscriber loop. One disadvantage of this design is

10 that programming of various SLIC operational characteristics is typically accomplished using discrete components such that the SLIC operational characteristics are not dynamically modifiable. In addition, the integrated circuit handling the higher powered analog control signaling functions tends to be relatively expensive.

SUMMARY OF THE INVENTION

In view of limitations of known systems and methods, a subscriber line interface circuit is described. In one embodiment, the subscriber line interface circuit apparatus includes a signal processor having sense inputs for sensed tip and ring signals of a subscriber loop. The signal processor calculates common mode and differential mode components of the subscriber loop.

5 The signal processor generates linefeed driver control signals in response to the sensed signals. The signal processor resides on an integrated circuit die. In one embodiment, the linefeed driver consists of discrete components.

10 In another embodiment, a subscriber line interface circuit apparatus includes a signal processor generating subscriber loop control signals in response to sensed tip and ring signals from the subscriber loop. A linefeed driver portion drives the subscriber loop in accordance with the subscriber loop control signals. The linefeed driver portion provides the sensed tip and

15 ring signals. Each of the linefeed driver portion and the signal processor resides on an integrated circuit die. In one packaging implementation, the signal processor and the linefeed driver portion reside on separate integrated circuit die within separate integrated circuit packages. In another packaging implementation, the signal processor and linefeed driver portion reside on

20 separate integrated circuit die within the same integrated circuit package. In yet another packaging implementation, the signal processor and the linefeed driver portion reside on the same integrated circuit die. The common mode and differential mode components of the subscriber loop are calculated by the signal processor rather than the linefeed driver regardless of packaging

25 implementation.

Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

5 Figure 1 illustrates one embodiment of a central office exchange including a subscriber line interface circuit (SLIC) coupling subscriber equipment to a digital switching system.

Figure 2 illustrates a block diagram of an SLIC including a signal processor and a linefeed driver.

10 Figure 3 illustrates one embodiment of an SLIC linefeed driver.

Figure 4 illustrates a block diagram of an alternative embodiment of the SLIC.

Figures 5(a)-5(d) illustrate various packaging embodiments for the signal processor and linefeed driver.

15 Figure 6 illustrates alternative applications of the SLIC.

DETAILED DESCRIPTION

Figure 1 illustrates functional elements of one embodiment of a subscriber line interface circuit (SLIC) 110 typically associated with plain old telephone services (POTS) telephone lines. The subscriber line interface circuit (SLIC) provides an interface between a digital switching network 120 of a local telephone company central exchange and a subscriber loop 132 including subscriber equipment 180.

The subscriber loop 132 is typically used for communicating analog data signals (e.g., voiceband communications) as well as subscriber loop "handshaking" or control signals. The analog data signals are typically on the order of 1 volt peak-to-peak (i.e., "small signal"). The subscriber loop control signals typically consist of a 48 V d.c. offset and an a.c. signal of 40-140 Vrms (i.e., "large signal"). The subscriber loop state is often specified in terms of the tip 180 and ring 190 portions of the subscriber loop.

The SLIC is expected to perform a number of functions often collectively referred to as the BORSCHT requirements. BORSCHT is an acronym for "battery feed," "overvoltage protection," "ring," "supervision," "codec," "hybrid," and "test."

The SLIC provides power to the subscriber equipment 180 using the battery feed function. The overvoltage protection function serves to protect the central office circuitry against voltage transients that may occur on the subscriber loop 132. The ring function enables the SLIC to signal the subscriber equipment 180. In one embodiment, subscriber equipment 180 is a telephone. Thus, the ring function enables the SLIC to ring the telephone.

The supervision function enables the SLIC to detect service requests such as when the caller goes off-hook. The supervision function is also used to supervise calls in progress and to detect dialing input signals.

The hybrid function provides a conversion from two wire signaling to
5 four wire signaling. The SLIC includes a codec to convert the four-wire analog voiceband data signal into serial digital codes suitable for transmission by the digital switching network 120. In one embodiment, pulse code modulation is used to encode the voiceband data. The SLIC also typically provides a means to test for or to indicate faults that may exist in the
10 subscriber loop or the SLIC itself.

The codec function has relatively low power requirements and can be implemented in a low voltage integrated circuit operating in the range of approximately 5 volts or less. The battery feed and supervision circuitry typically operate in the range of 40-75 volts. In some implementations the
15 ringing function is handled by the same circuitry as the battery feed and supervision circuitry. In other implementations, the ringing function is performed by higher voltage ringing circuitry (75 - 150 V_{rms}). Thus depending upon implementation, the ringing function as well as the
20 overvoltage protection function may be associated with circuitry having greater voltage or current operating requirements than the other circuitry.

Recent transformerless SLIC designs tend to distribute the functional requirements between two integrated circuits based on whether the functions are traditionally associated with the high voltage subscriber loop controls or the low voltage data processing. For example, in one embodiment, the codec
25 is implemented in a low voltage integrated circuit and the remaining

functions (e.g., supervision) are implemented primarily in a high voltage integrated circuit such as a bipolar integrated circuit. Although this design tends to offer considerable space, weight, and power efficiencies over designs requiring passive inductive components, this distribution of the functional 5 requirements tends to result in a relatively expensive high voltage integrated circuit.

Figure 2 illustrates one embodiment of an SLIC 200 wherein the BORSCHT functions have been redistributed between a signal processor 210 and a linefeed driver 220. Signal processor 210 is responsible for at least the 10 ring control, supervision, codec, and hybrid functions. Signal processor 210 controls and interprets the large signal subscriber loop control signals as well as handling the small signal analog voiceband data and the digital voiceband data.

In one embodiment, signal processor 210 is an integrated circuit. The 15 integrated circuit includes sense inputs for a sensed tip and ring signal of the subscriber loop. The integrated circuit generates subscriber loop linefeed driver control signal in response to the sensed signals. In one embodiment, the linefeed driver does not reside within the integrated circuit or within the same integrated circuit package as the signal processor 210. In alternative 20 embodiments, the signal processor may reside within the same integrated circuit package as at least a portion of the linefeed driver.

Signal processor 210 receives subscriber loop state information from linefeed driver 220 as indicated by tip/ring sense 222. This information is used to generate control signals for linefeed driver 220 as indicated by linefeed 25 driver control 212. The voiceband 230 signal is used for bi-directional

communication of the analog voiceband data between linefeed driver 220 and signal processor 210.

Signal processor 210 includes a digital interface for communicating digitized voiceband data to the digital switching network using digital voiceband 216. In one embodiment, the digital interface includes a processor interface 214 to enable programmatic control of the signal processor 210. The processor interface effectively enables programmatic or dynamic control of battery control, battery feed state control, voiceband data amplification and level shifting, longitudinal balance, ringing currents, and other subscriber loop control parameters as well as setting thresholds such as a ring trip detection thresholds and an off-hook detection threshold.

The digital voiceband data 214 is coupled to a digital codec interface of signal processor 210 for bi-directional communication of the digital voiceband data between the codec of the signal processor and the digital switching network. The analog voiceband data 230 is coupled to an analog codec interface of signal processor 210 for bi-directional communication of the analog voiceband data between the codec and the linefeed driver.

Linefeed driver 220 maintains responsibility for battery feed to tip 280 and ring 290. Overvoltage protection is not explicitly illustrated, however, overvoltage protection can be provided by fuses incorporated into linefeed driver 220, if desired. Linefeed driver 220 includes sense circuitry to provide signal processor 210 with pre-determined sensed subscriber loop operating parameters as indicated by tip/ring sense 222. Signal processor 210 performs any necessary processing on the sensed parameters in order to determine the operational state of the subscriber loop. For example, differences or sums of

sensed voltages and currents are performed as necessary by signal processor 210 rather than linefeed driver 220. Thus common mode and differential mode components (e.g., voltage and current) of the subscriber loop are calculated by the signal processor rather than the linefeed driver.

5 Linefeed driver 220 modifies the large signal tip and ring operating conditions in response to linefeed driver control 212 provided by signal processor 210. This arrangement enables the signal processor to perform processing as needed to handle the majority of the BORSCHT functions. For example, the supervisory functions of ring trip, ground key, and off-hook

10 detection can be determined by signal processor 210 based on operating parameters provided by tip/ring sense 222.

15 Figure 3 illustrates one embodiment of an SLIC linefeed driver 300. In one embodiment, the linefeed driver 300 is implemented as a number of discrete components. Linefeed driver 300 includes a voiceband circuitry 320, sensing circuitry 330, and power circuitry 340.

Voiceband circuitry 320 enables data signals corresponding to voiceband communications to be retrieved from or impressed onto the subscriber loop. Capacitors CR and CT effectively provide a.c. coupling for the analog voiceband data from the subscriber loop to the signal processor while

20 decoupling signal processor 210 from the d.c. offsets of the tip 380 and ring 390 nodes. Thus capacitors CR and CT effectively provide d.c. isolation of the analog voiceband data interface formed by nodes 322-328 from the subscriber loop. In the embodiment illustrated, voiceband circuitry 320 provides a.c. coupling of the analog voiceband data between the subscriber loop and the

25 signal processor using only passive components.

Voiceband communication is bi-directional between the subscriber loop and signal processor 210. Nodes 324 and 328 serve to communicate voiceband data from the subscriber loop to signal processor 210 (i.e., tip and ring "audio in"). Nodes 322 and 326 provide a means of impressing a signal 5 on the subscriber loop from signal processor 210 (i.e., tip and ring "audio out"). In one embodiment RTT and RTR collectively establish a 600Ω termination impedance.

Sensing circuitry 330 enables signal processor 210 to determine the tip 380 and ring 390 node voltages as well as the subscriber loop current using 10 sensing resistors RS1, RS2, RS3, and RS4. Resistors RT and RR are used to generate a voltage drop for determining the tip and ring currents. In one embodiment, sensing circuitry 330 consists only of passive discrete components.

Referring to Figure 2, tip/ring sense 222 includes a sensed tip signal 15 and a sensed ring signal. In one embodiment, the sensed tip signal includes first and second sensed tip voltages. Resistors RS1 and RS2 are used to sense the tip line voltage at each end of RT. Resistors RS1 and RS2 convert the sensed tip line voltages to currents suitable for handling by signal processor 210 at nodes 332 and 334. The difference between the first and second sensed 20 tip voltages is proportional to the tip current. Likewise, the sensed ring signal includes first and second sensed ring voltages. Resistors RS3 and RS4 similarly convert sensed ring line voltages at both ends of RR to currents suitable for handling by signal processor 210 at nodes 336 and 338. The difference between the first and second sensed ring voltages is proportional to 25 the ring current. These calculations, however, can be performed as necessary

by the signal processor 210 rather than the linefeed driver 220 circuitry. In addition, these sensed parameters enable the signal processor 210 to determine the subscriber loop voltage and the subscriber loop common mode and differential mode currents.

5 Power circuitry 340 provides the battery feed and other relatively high voltage functions to the subscriber loop in accordance with analog linefeed control signals provided by the signal processor 210 at nodes 342, 344, 346, and 348. Processing of the sensed parameters of the tip and ring lines for generating the linefeed control signals is handled exclusively by signal
10 processor 210.

The subscriber loop current and the tip and ring voltages are controlled by transistors Q1-Q6. In one embodiment, Q1-Q4 are PNP bipolar junction transistors and Q5-Q6 are NPN bipolar junction transistors. Given that the base terminals of Q1-Q4 are coupled to ground, nodes 342-348 need only be
15 approximately 0.7 volts to turn on transistors Q1-Q4. Due to the small voltage drop between the base and emitters of Q1-Q4, control of the linefeed circuitry requires relatively low power and thus linefeed driver control currents I1-I4 may be provided by a signal processor 210 implemented as a low voltage complementary metal oxide semiconductor (CMOS) integrated circuit.

20 Transistors Q1, Q4, and Q6 (and resistor R2) control the tip voltage 380. The tip voltage is increased by the application of control current I1 to Q1. The tip voltage (node 380) is decreased by the application of control current I4 to Q4. Thus control currents I1 and I4 effectively provide a tip control signal for manipulating the tip voltage at node 380.

Similarly, transistors Q2, Q3, and Q5 (and resistor R1) control the ring voltage 390. The application of control current I3 to Q3 increases the ring voltage. The ring voltage is decreased by the application of control current I2 to Q2. Control currents I2 and I3 effectively provide a ring control signal for 5 manipulating the ring voltage at node 390.

Control currents I1-I4 thus effectively control the large signal subscriber loop current and tip and ring voltages. For example, the ringing signal can be generated by using the control signals at nodes 342-348 to periodically reverse the polarity of tip 380 with respect to ring 390 (i.e., battery polarity reversal) at 10 the nominal ringing frequency.

Sensing portion 330 enables signal processor 210 to determine the large signal state of the subscriber loop without the need for intervening active circuitry or level shifters. In one embodiment, sensing portion 330 comprises only passive discrete components. The linefeed control inputs 342-348 enable 15 signal processor 210 to actively manage the large signal state of the subscriber loop. In particular, the large signal a.c. and d.c. components of the subscriber loop control protocol can now be controlled directly by a low voltage integrated circuit. The large signal a.c. and d.c. control loops are effectively terminated at the signal processor 210.

20 In other words, the large signal a.c. and d.c. control loops are terminated at the low voltage integrated circuit. Thus signal processing and state determination such as off-hook, ring trip, and ring control formerly associated with high power analog circuitry can be handled predominately by a low voltage integrated circuit. In addition, the integrated circuit signal 25 processor can handle processing of the small signal analog voiceband data

from the subscriber loop without the need for intervening active elements or level shifting circuitry.

Figure 4 illustrates a block diagram of an alternative embodiment of an SLIC. Comparing Figure 4 with Figure 2, the primary difference is that a portion of the voiceband communication function (230) is handled by the same signal lines handling the linefeed driver control (212). In particular, signal lines 412 combine the linefeed driver control function with transmission of voiceband communications from the signal processor 410 to the linefeed driver 420 (i.e., audio out) for communication to the subscriber equipment.

Referring to Figure 3, this is accomplished in one embodiment by superimposing the a.c. voiceband communications on the control currents I1 and I4. The bi-directional voiceband data interface includes nodes 324, 328, 342, and 348. Accordingly resistors RTT and RTR are eliminated in this configuration thus reducing the number of discrete components. Another advantage of this configuration is that the termination impedance previously determined by the values of RTT and RTR can now be set by controlling currents I1-I4. The use of a programmable signal processor 410 effectively places the value of the termination impedance formerly determined by RTT and RTR under programmatic control.

Figure 5 illustrates various packaging arrangements for a signal processor and linefeed driver. For example, in one embodiment the signal processor is an integrated circuit and the linefeed driver comprises a plurality of discrete components as illustrated in Figure 5(a).

In Figure 5(b), the signal processor 510 and at least a portion 520 of the linefeed driver are distinct integrated circuit packages such that fewer discrete components 530 are required. Referring to Figure 3, in one embodiment the integrated circuit portion 520 of the linefeed driver includes power circuitry 540. In an alternative embodiment the integrated circuit portion 520 of the linefeed driver includes linefeed driver power circuitry 340 and the tip and ring sense circuitry 330. In these embodiments, the tip and ring voiceband data components 320 remain as discrete components 530.

Figures 5(c) and 5(d) illustrate incorporation of a signal processor 510 and a linefeed driver portion within the same integrated circuit package 512. In Figure 5(c), the signal processor and the linefeed driver portion are located on separate dies (510, 520) within the same integrated circuit package 512. In one embodiment, the line driver integrated circuit portion 520 includes the power circuitry. In another embodiment, the linefeed driver integrated circuit portion includes the power circuitry and the sense circuitry.

In Figure 5(d), a signal processor and a linefeed driver portion are located on the same die 510 (e.g., having a common semiconductor substrate) within a single integrated circuit package 512. In one embodiment, the line driver integrated circuit portion of the die 510 includes the power circuitry. In another embodiment, the linefeed driver integrated circuit portion of die 510 includes the power circuitry and the sense circuitry.

Referring to Figures 3 and 5, the audio portion 320 of the linefeed driver circuitry will remain as discrete components in one embodiment. Thus the discrete components 530 of Figures 5(a)-5(d) includes the tip and ring audio circuitry 320.

The central telephone exchange described above is merely one example of an SLIC application communicating with subscriber equipment using the POTS ("plain old telephone system") interface. Other SLIC applications include private exchanges and "zero loop" applications.

5 Zero loop applications often have a relatively short distance subscriber loop between the subscriber equipment and the SLIC. This is often the case when subscriber equipment must interface with a non-POTS systems such as a network that uses different communication media or protocols.

Figure 6 illustrates various zero loop applications for the SLIC. In one
10 embodiment, the SLIC 612 is used in an Integrated Services Digital Network (ISDN) modem 610. ISDN modem 610 provides bi-directional communication between subscriber equipment 614 and the ISDN network 616. In another embodiment, SLIC 622 is used in cable modem 620. In one embodiment, cable modem 620 communicates information using the
15 community antenna television (CATV) network 616. SLIC 622 enables cable modem 620 to communicate information from the coaxial CATV cable 626 to subscriber equipment 624. In another example, digital subscriber line (DSL) modem 630 incorporates a SLIC 632 for communication between digital subscriber line 636 and subscriber equipment 634 having a POTS interface.
20 Another example includes wireless applications such as wireless modem 640.

Given the widespread availability of subscriber equipment with a POTS interface and support for that interface, manufacturers are likely to continue to need to provide POTS compatible subscriber equipment even as the number of non-POTS communication services expands. Accordingly, the
25 number of zero loop applications tends to grow with the number of

non-POTS communications services in order to capitalize on the installed base of POTS compatible subscriber equipment.

Unlike the central exchange applications, the zero loop applications may enable the design of SLICs having relaxed performance characteristics. In 5 particular, the zero loop application SLIC need not necessarily meet typical POTS standards if the subscriber equipment is not actually connected to the public telephone network. In such cases, the SLIC need only meet the minimum operational requirements of the subscriber equipment POTS interface. For example, the ringing function may be provided by periodic 10 polarity reversal of the battery feed rather than a separate higher voltage ringing generator. Relaxation of other constraints may result in further simplification of the circuitry.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. Various modifications 15 and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

- 1 1. A subscriber loop interface circuit apparatus comprising:
 - 2 a signal processor having sense inputs for a sensed tip signal and a
 - 3 sensed ring signal of a subscriber loop, wherein the signal processor generates
 - 4 a linefeed driver control signal in response to the sensed signals, wherein the
 - 5 signal processor resides on an integrated circuit die.
- 1 2. The apparatus of claim 1 wherein the sensed tip signal includes first
- 2 and second sensed tip voltages, wherein a difference between the first and
- 3 second sensed tip voltages is proportional to a tip current, wherein the sensed
- 4 ring signal includes first and second sensed ring voltages, wherein a
- 5 difference between the first and second sensed ring voltages is proportional to
- 6 a ring current.
- 1 3. The apparatus of claim 1 wherein the signal processor is a
- 2 complementary metal oxide semiconductor (CMOS) integrated circuit.
- 1 4. The apparatus of claim 1 wherein the signal processor calculates
- 2 common mode and differential mode components of the subscriber loop.
- 1 5. An apparatus comprising:
 - 2 a signal processor generating subscriber loop control signals in response
 - 3 to a sensed tip signal and a sensed ring signal of a subscriber loop; and

4 a linefeed driver portion for driving the subscriber loop in accordance
5 with the subscriber loop control signals, the linefeed driver portion providing
6 the sensed tip and ring signals, wherein each of the linefeed driver portion
7 and the signal processor resides on an integrated circuit die.

1 6. The apparatus of claim 5 wherein the signal processor and the linefeed
2 driver portion reside on a same integrated circuit die.

1 7. The apparatus of claim 5 wherein the signal processor and the linefeed
2 driver portion reside on separate integrated circuit die in separate integrated
3 circuit packages.

1 8. The apparatus of claim 5 wherein the signal processor and the linefeed
2 driver portion reside on separate integrated circuit die within a same
3 integrated circuit package.

1 9. The apparatus of claim 5 wherein the integrated circuit die is a
2 complementary metal oxide semiconductor (CMOS) integrated circuit.

1 10. The apparatus of claim 5 wherein the signal processor computes
2 common mode and differential mode components of the subscriber loop.

1 11. The apparatus of claim 5 wherein the linefeed driver portion
2 comprises:

3 power circuitry providing battery feed to a ring node and a tip node of
4 the subscriber loop in accordance with the subscriber loop control signals; and

5 sense circuitry providing the sensed tip and ring signals, wherein the
6 sensed tip and ring signals correspond to a tip current and a ring current of
7 the subscriber loop.

1 12. The apparatus of claim 11 wherein the sense circuitry comprises:

2 a tip resistor series-coupled to the tip node and the power circuitry;
3 a pair of tip sampling resistors one end of each tip sampling resistor
4 connected to opposite ends of the tip resistor, the other end of each tip
5 sampling resistor forming a tip sense node;

6 a ring resistor series-coupled to the ring node and the power circuitry;
7 a pair of ring sampling resistors one end of each ring sampling resistor
8 connected to opposite ends of the ring resistor, the other end of each ring
9 sampling resistor forming a ring sense node.

1 13. The apparatus of claim 11 wherein the sensed tip signal comprises first
2 and second sensed tip voltages, wherein a difference between the first and
3 second sensed tip voltages is proportional to the tip current, wherein the
4 sensed ring signal includes first and second sensed ring voltages, wherein a
5 difference between the first and second sensed ring voltages is proportional to
6 the ring current.

1 14. The apparatus of claim 11 wherein the power circuitry comprises:
2 a tip control circuit, wherein the tip control circuit increases a tip node
3 voltage in response to a first tip control signal, wherein the tip control circuit
4 decreases a tip node voltage in response to a second tip control signal; and
5 a ring control circuit wherein the ring control circuit increases a ring
6 node voltage in response to a first ring control signal, wherein the ring
7 control circuit decreases a ring node voltage in response to a second ring
8 control signal.

1 15. A subscriber loop interface circuit apparatus comprising:
2 a signal processor having sense inputs for a sensed tip signal and a
3 sensed ring signal of a subscriber loop, wherein the signal processor computes
4 common mode and differential mode components of the subscriber loop.

1 16. The apparatus of claim 15 further comprising:
2 a linefeed driver portion for driving the subscriber loop in accordance
3 with subscriber loop control signals provided by the signal processor, the
4 linefeed driver portion providing the sensed tip and ring signals.

1 17. The apparatus of claim 15 wherein each of the signal processor and the
2 linefeed driver portion resides on an integrated circuit die.

1 18. The apparatus of claim 16 wherein the signal processor and the
2 linefeed driver portion reside on separate integrated circuit die within a same
3 integrated circuit package.

1 19. The apparatus of claim 16 wherein the signal processor and the
2 linefeed driver portion reside on a same integrated circuit die.

1 20. The apparatus of claim 16 wherein each of the signal processor and the
2 linefeed driver portion resides on separate integrated circuit die in separate
3 integrated circuit packages.

ABSTRACT OF THE DISCLOSURE

A subscriber line interface circuit apparatus includes a signal processor having sense inputs for sensed tip and ring signals of a subscriber loop. The signal processor generates linefeed driver control signals in response to the sensed signals. The signal processor resides on an integrated circuit die. In another embodiment, a subscriber line interface circuit apparatus includes a signal processor generating subscriber loop control signals in response to sensed tip and ring signals from the subscriber loop. A linefeed driver portion drives the subscriber loop in accordance with the subscriber loop control signals. The linefeed driver portion provides the sensed tip and ring signals. Each of the linefeed driver portion and the signal processor resides on an integrated circuit die. In one packaging implementation, the signal processor and the linefeed driver portion reside on separate integrated circuit die within separate integrated circuit packages. In another packaging implementation, the signal processor and linefeed driver portion reside on separate integrated circuit die within the same integrated circuit package. In yet another packaging implementation, the signal processor and the linefeed driver portion reside on the same integrated circuit die. Regardless of packaging, the common mode and differential mode components are calculated by the signal processor rather than the linefeed driver.





FIG. 1

FIG. 2







FIG. 3

FIG. 4






FIG. 5(A)




FIG. 5(B)




FIG. 5(C)





FIG. 5(D)

FIG. 6



DECLARATION/POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SUBSCRIBER LINE INTERFACE CIRCUITRY

the specification of which

X is attached hereto.
____ was filed on _____ as

United States Application Number _____
or PCT International Application Number _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Country	Application No.	Date Filed	35 U.S.C. §119 Priority Claimed

Provisional Application Claim of Priority

I hereby claim the benefit under title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

Application No.	Filing Date

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37,

Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application;

Application No.	Filing Date	Status
09/298,008	April 22, 1999	Pending

Power of Attorney

I hereby appoint the following attorney(s) and/or agent(s) with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

William D. Davis, Reg. No. 38,428; and Bruce A. Johnson, Reg. No. 37,361 of Davis & Johnson, L.L.P., P.O. Box 1093, 4503 W. Hwy 290, Dripping Springs, Texas 78620 Telephone: (512) 858-1218

Correspondence Address

Send Correspondence To:
William D. Davis
Davis & Johnson, L.L.P.
P.O. Box 1093
4503 W. Hwy 290
Dripping Springs, TX 78620

Direct Telephone Calls to:
William D. Davis
(512) 858-1218

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Inventor: Jerrell P. Hein
Residence Address: 19507 FM 150 West, Driftwood, Texas 78619
Post Office Address: same
Citizenship: USA
Inventor's Signature 
Date 2/3/00

Full Name of Second Inventor: Navdeep S. Sooch
Residence Address: 1105 Sprague Lane, Austin, Texas 78746
Post Office Address: same
Inventor's Signature Navdeep S. Sooch Date 2/3/00
Citizenship: USA